Datasheet4U Logo Datasheet4U.com

KM48S8030D - 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL

Datasheet Summary

Description

The KM48S8030D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Features

  • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Burst read single-bit write operation DQM for masking Auto & self refresh 64ms refresh period (4K Cycle) CMOS SDRAM.

📥 Download Datasheet

Datasheet preview – KM48S8030D

Datasheet Details

Part number KM48S8030D
Manufacturer Samsung semiconductor
File Size 117.06 KB
Description 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
Datasheet download datasheet KM48S8030D Datasheet
Additional preview pages of the KM48S8030D datasheet.
Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
KM48S8030D CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 May 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 May 1999 KM48S8030D Revision History Revision 0.0 (May 15, 1999) CMOS SDRAM • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER. • Eliminated FREQUENCY vs.PARAMETER RELATIONSHIP TABLE.
Published: |