SI53106 - SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER

Product Overview

Silicon Laboratories

Part number	SI53106
Manufacturer	Silicon Laboratories
File Size	1.28 MB
Description	SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
Datasheet	SI53106 Datasheet
Additional preview pages of the SI53106 datasheet.

The Si53106 is a low-power, 6-output, differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specification.

Six 0.7 V low-power, push-pull,.
Low phase jitter (Intel QPI, PCIe HCSL-compatible PCIe Gen 3 Gen 1/2/3/4 common clock outputs compliant.
Individual OE HW pins for each.
Gen 3 SRNS Compliant output clock.
PLL or bypass mode.
100 MHz /133 MHz PLL.
Spread spectrum tolerable.
operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch.
value from HW pin 1.05 to 3.3 V I/O supply voltage 50 ps output-t.

📁 Similar Datasheet

Other Datasheets by Silicon Laboratories

Published: Mar 4, 2016 |