Download Si53119 Datasheet PDF
Si53119 page 2
Page 2
Si53119 page 3
Page 3

Si53119 Description

The Si53119 is a 19-output, low-power HCSL differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specification. The device is optimized for distributing reference clocks for Intel® QuickPath Interconnect (Intel QPI), PCIe Gen 1/Gen 2/Gen 3/Gen 4, SAS, SATA, and Intel Scalable Memory Interconnect (Intel SMI) applications. The VCO of the device is optimized to support 100 MHz...

Si53119 Key Features

  • Nineteen 0.7 V low-power, push
  • PLL or bypass mode
  • Spread spectrum tolerable
  • 100 MHz /133 MHz PLL
  • 1.05 to 3.3 V I/O supply voltage
  • operation, supports PCIe and QPI
  • PLL bandwidth SW SMBUS programming overrides the latch
  • Extended Temperature
  • 40 to 85 °C
  • Separate VDDIO for outputs