Datasheet4U Logo Datasheet4U.com

TH58NVG1S3AFT05 - TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

Datasheet Summary

Description

The TH58NVG1S3A is a single 3.3-V 2G-bit (2,214,592,512 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048+64) bytes x 64 pages x 2048 blocks.

Features

  • x Organization Memory cell allay 2112 u 64K u 8 u 2 Register 2112 u 8 Page size 2112bytes Block size (128K  4K) bytes x Modes ReadResetAuto Page Program Auto Block EraseStatus Read x Mode control Serial inputoutput Command control x Powersupply x Program/Erase Cycles x Access time Cell array to register Serial Read Cycle x Operating current Read (50 ns cycle) Program (avg. ) Erase (avg. ) Standby x Package TSOP I 48-P-1220-0.50 (Weight : 0.53 g typ. ) VCC 2.7 V to 3.6 V 1E5 Cycles(With.

📥 Download Datasheet

Datasheet preview – TH58NVG1S3AFT05

Datasheet Details

Part number TH58NVG1S3AFT05
Manufacturer Toshiba Semiconductor
File Size 368.77 KB
Description TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
Datasheet download datasheet TH58NVG1S3AFT05 Datasheet
Additional preview pages of the TH58NVG1S3AFT05 datasheet.

📁 Similar Datasheet

Other Datasheets by Toshiba Semiconductor
  • TH58NVG4S0FTA20 - 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM
  • TH58NVG5S0FTA20 - 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM
  • TH58NVG5S0FTAK0 - 32 GBIT (4G x 8 BIT) CMOS NAND E2PROM
  • TH58100FT - TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
  • TH58100FTI - TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
  • TH58V128DC - 128 Mbit (16M x 8bit) CMOS NAND E2PROM (16M BYTE SmartMedia)
  • TH58V128FT - 128Mbit (16M x 8bit) CMOS NAND E2PROM
  • TH50VSF2580AASB - SRAM AND FLASH MEMORY MIXED MULTI-CHIP

Full PDF Text Transcription

Click to expand full text
TH58NVG1S3AFT05 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 2GBIT (256M u 8BITS) CMOS NAND E2PROM DESCRIPTION The TH58NVG1S3A is a single 3.3-V 2G-bit (2,214,592,512 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048+64) bytes x 64 pages x 2048 blocks. The device has a 2112-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2112-byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 4Kbytes: 2112 bytes x 64 pages). The TH58NVG1S3A is a serial-type memory device which utilizes the I/O pins for both address and data input / output as well as for command inputs.
Published: |