Datasheet4U Logo Datasheet4U.com

TQ8016 - 1.3 Gigabit/sec 16x16 Digital ECL Crosspoint Switch

General Description

Pin Name D0 D15 D0 D15 D0 D15 O0 O15 O0 O15 IA0 IA3 OA0 OA3 CONFIGURE Levels ECL ECL ECL ECL ECL CMOS CMOS CMOS Description Differential Data Inputs Differential Data Inputs Differential Data Inputs Differential Data Outputs Differential Dat

Key Features

  • >1.3 Gigabit/sec data rate.
  • Non-blocking architecture.
  • +200 ps delay match (one input to all outputs).
  • ECL-level data inputs/outputs; CMOS-level control inputs.
  • Low crosstalk.
  • Fully differential data path.
  • Double row of output select latches minimizes reconfiguration time.
  • Available in 132-pin leaded chip carrier For additional information and latest specifications, see our website: www. triquint. com 1 TQ8016 Figure 1. T.

📥 Download Datasheet

Datasheet Details

Part number TQ8016
Manufacturer TriQuint Semiconductor
File Size 233.24 KB
Description 1.3 Gigabit/sec 16x16 Digital ECL Crosspoint Switch
Datasheet download datasheet TQ8016 Datasheet

Full PDF Text Transcription for TQ8016 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for TQ8016. For precise diagrams, and layout, please refer to the original PDF.

T R I Q U I N T S E M I C O N D U C T O R, I N C . TQ8016 D0..15 D0..15 Input Buffers 16 x 16 Crosspoint Switch Matrix 64 CONFIGURE (R2) Sixteen 4-Bit Latches 64 (R1) Six...

View more extracted text
oint Switch Matrix 64 CONFIGURE (R2) Sixteen 4-Bit Latches 64 (R1) Sixteen 4-Bit Addressable Output Select Latches 4:16 Decoder VCC VEE OA0..3 4 TQ8016 GND Output Buffers O0..15 O0..15 1.3 Gigabit/sec 16x16 Digital ECL Crosspoint Switch SWITCHING PRODUCTS RESET LOAD IA0..3 4 The TQ8016 is a 16 x 16 differential digital crosspoint switch capable of handling 1.3 Gbit/s data rate. The high data rate and exceptional signal fidelity is made possible with TriQuint's fully differential Source-Coupled FET Logic (SCFL) standard cells. The symmetrical switching characteristic inherent in differential logic results in low signal skew