TQ8017 - 1.25 Gigabit/sec 16x16 Digital PECL Crosspoint Switch

Datasheet Summary

Description

Data input true and complement.

Differential PECL Data output true and complement.

Differential PECL Input address.

Features

>20 Gb/s aggregate BW.
1.25 Gb/s/port NRZ data rate.
Non-blocking architecture.
500 ps delay match.
Differential PECL-level data I/O; Selectable CMOS/TTLlevel control inputs.
Low jitter and signal skew.
Fully differential data path.
Double-buffered configuration latches.
132-pin MQFP package.
Single +5V supply Electrical Characteristics Min Data Rate/port Jitter Channel Propagation Delay Ch-to-Ch Propagat.

TriQuint Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	TQ8017
Manufacturer	TriQuint Semiconductor
File Size	178.74 KB
Description	1.25 Gigabit/sec 16x16 Digital PECL Crosspoint Switch
Datasheet	TQ8017 Datasheet
Additional preview pages of the TQ8017 datasheet.

📁 Similar Datasheet

Other Datasheets by TriQuint Semiconductor

TQ8015 - 1.25 Gigabit/sec 16x16 Digital ECL Crosspoint Switch
TQ8016 - 1.3 Gigabit/sec 16x16 Digital ECL Crosspoint Switch
TQ8025 - 2.5 Gigabit/sec 16x16 Digital Crosspoint Switch
TQ8032 - 800 Megabit/sec 32x32 Digital ECL Crosspoint Switch
TQ8033 - 1.5 Gbit/sec 64x33 Expandable Crosspoint Switch
TQ8034 - 1.6 Gbit/sec 3.3V 34x34 Digital Crosspoint Switch
TQ8101C - 622/155 Mb/s SONET/SDH MDFP
TQ8103 - 622 Mb/s Clock & Data Recovery

Full PDF Text Transcription

Click to expand full text

T R I Q U I N T S E M I C O N D U C T O R, I N C . TQ8017 D0..15 D0..15 Input Buffers 16 x 16 Crosspoint Switch Matrix 64 CONFIGURE (R2) Sixteen 4-Bit Latches Output Buffers O0..15 O0..15 1.25 Gigabit/sec 16x16 Digital PECL Crosspoint Switch RESET LOAD IA0..3 OA0..3 4 4 (R1) Sixteen 4-Bit Addressable Output Select Latches 4:16 Decoder VCC VEE TQ8017 GND The TQ8017 is a non-blocking 16 x 16 digital crosspoint switch capable of data rates greater than 1.25 Gigabits per second per port. Utilizing a fully differential internal data path and PECL I/O, the TQ8017 offers a high data rate with exceptional signal fidelity. The symmetrical switching and noise rejection characteristics inherent in differential logic result in low jitter and signal skew.

Published: Apr 16, 2005 |