Datasheet4U Logo Datasheet4U.com

74AC11379 - Quad D-Type Flip-Flop

General Description

These circuits are positive-edge-triggered D-type flip-flops with a clock-enable input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock-enable input (CLKEN) is low.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Part Number Description
74AC11373 OCTAL TRANSPARENT D-TYPE LATCH
74AC11377 OCTAL D-TYPE FLIP-FLOP
74AC11378 HEX D-TYPE FLIP-FLOP
74AC11352 Dual 4-Line to 1-Line Data Selector/Multiplexer
74AC11353 DUAL 1-OR-4 DATA SELECTOR/MULTIPLEXER
74AC11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATE
74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES
74AC11004 HEX INVERTER
74AC11008 QUADRUPLE 2-INPUT POSITIVE-AND GATE
74AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
• Contains Four Flip-Flops with Double-Rail Outputs • Clock Enable Latched to Avoid False Clocking • Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise • EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs 74AC11379 QUAD D-TYPE FLIP-FLOP WITH CLOCK ENABLE SCAS104 − MARCH 1990 − REVISED APRIL 1993 DW OR N PACKAGE (TOP VIEW) 1Q 2Q 2Q GND GND GND GND 3Q 3Q 4Q 1 2 3 4 5 6 7 8 9 10 20 1Q 19 CLKEN 18 1D 17 2D 16 VCC 15 VCC 14 3D 13 4D 12 CLK 11 4Q description These circuits are positive-edge-t