The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
SN54LS373, SN54LS374, SN54S373, SN54S374,
SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002
D Choice of Eight Latches or Eight D-Type
Flip-Flops in a Single Package
D 3-State Bus-Driving Outputs D Full Parallel Access for Loading D Buffered Control Inputs D Clock-Enable Input Has Hysteresis to
Improve Noise Rejection (’S373 and ’S374)
D P-N-P Inputs Reduce DC Loading on Data
Lines (’S373 and ’S374)
description
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.
74LS373 Datasheet
