Datasheet4U Logo Datasheet4U.com

74SSTUB32865A - 28-BIT TO 56-BIT REGISTERED BUFFER

General Description

This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation.

One device per DIMM is required to drive up to stacked 18 SDRAM loads or two devices per DIMM are required to drive up to 36 stacked SDRAM loads.

Key Features

  • 1.
  • 2 Member of the Texas Instruments Widebus+™ Family.
  • Pinout Optimizes DDR2 RDIMM PCB Layout.
  • 1-to-2 Outputs Supports Stacked DDR2 RDIMMs.
  • High driver strength for heavily loaded DIMMs.
  • Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption.
  • Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line.
  • Supports SSTL_18 Data Inputs.
  • Differential Clock (CK and CK.

📥 Download Datasheet

Full PDF Text Transcription for 74SSTUB32865A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74SSTUB32865A. For precise diagrams, and layout, please refer to the original PDF.

74SSTUB32865A www.ti....

View more extracted text