Datasheet4U Logo Datasheet4U.com

CD4013B - CMOS Dual D-Type Flip-Flop

Datasheet Summary

Description

The CD4013B device consists of two identical, independent data-type flip-flops.

Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs.

Features

  • 1 Asynchronous Set-Reset Capability.
  • Static Flip-Flop Operation.
  • Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply.
  • Standardized Symmetrical Output Characteristics.
  • Maximum Input Current Of 1-µA at 18 V Over Full Package Temperature Range:.
  • 100 nA at 18 V and 25°C.
  • Noise Margin (Over Full Package Temperature Range):.
  • 1 V at VDD = 5 V.
  • 2 V at VDD = 10 V.
  • 2.5 V at VDD = 15 V 3 Descrip.

📥 Download Datasheet

Datasheet preview – CD4013B

Datasheet Details

Part number CD4013B
Manufacturer Texas Instruments
File Size 1.64 MB
Description CMOS Dual D-Type Flip-Flop
Datasheet download datasheet CD4013B Datasheet
Additional preview pages of the CD4013B datasheet.

📁 Similar Datasheet

  • CD4013B - CMOS Dual D-type Flip-Flop (RCA)
  • CD4013BC - Dual D Flip-Flop (National Semiconductor)
  • CD4013BM - Dual D Flip-Flop (National Semiconductor)
  • CD4013BMS - CMOS Dual D-Type Flip-Flop (Intersil Corporation)
  • CD4013A - CMOS Dual D-type Flip-Flop (RCA)
  • CD40100B - CMOS 32-Stage Static Left/Right Shift Register (RCA)
  • CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register (Intersil Corporation)
  • CD40101B - CMOS 9-Bit Parity Generator/Checker (RCA)
  • CD40101BMS - CMOS 9-Bit Parity Generator/Checker (Intersil)
  • CD40102B - CMOS 8-Stage Presettable Synchronous Down Counters (RCA)
Other Datasheets by Texas Instruments
  • CD40102B - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40102BE - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40103B - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40103BE - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40103BF3A - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40105B - CMOS FIFO Register
  • CD40105BE - CMOS FIFO Register
  • CD40105BF - CMOS FIFO Register

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community CD4013B SCHS023E – NOVEMBER 1998 – REVISED SEPTEMBER 2016 CD4013B CMOS Dual D-Type Flip-Flop 1 Features •1 Asynchronous Set-Reset Capability • Static Flip-Flop Operation • Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply • Standardized Symmetrical Output Characteristics • Maximum Input Current Of 1-µA at 18 V Over Full Package Temperature Range: – 100 nA at 18 V and 25°C • Noise Margin (Over Full Package Temperature Range): – 1 V at VDD = 5 V – 2 V at VDD = 10 V – 2.5 V at VDD = 15 V 3 Description The CD4013B device consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs.
Published: |