Datasheet4U Logo Datasheet4U.com

CD4013BM - Dual D Flip-Flop

Datasheet Summary

Description

The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors Each flip-flop has independent data set reset and clock inputs and ‘‘Q’’ and ‘‘Q’’ outputs These devices can be used for shift register applications

Features

  • Y Y Y Wide supply voltage range High noise immunity Low power TTL compatibility 3 0V to 15V 0 45 VDD (typ ) fan out of 2 driving 74L or 1 driving 74LS.

📥 Download Datasheet

Datasheet preview – CD4013BM

📁 Similar Datasheet

  • CD4013BMS - CMOS Dual D-Type Flip-Flop (Intersil Corporation)
  • CD4013B - CMOS Dual D-type Flip-Flop (RCA)
  • CD4013B - CMOS Dual D-Type Flip-Flop (Texas Instruments)
  • CD4013A - CMOS Dual D-type Flip-Flop (RCA)
  • CD40100B - CMOS 32-Stage Static Left/Right Shift Register (RCA)
  • CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register (Intersil Corporation)
  • CD40101B - CMOS 9-Bit Parity Generator/Checker (RCA)
  • CD40101BMS - CMOS 9-Bit Parity Generator/Checker (Intersil)
  • CD40102B - CMOS 8-Stage Presettable Synchronous Down Counters (Texas Instruments)
  • CD40102B - CMOS 8-Stage Presettable Synchronous Down Counters (RCA)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
CD4013BM CD4013BC Dual D Flip-Flop February 1988 CD4013BM CD4013BC Dual D Flip-Flop General Description The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors Each flip-flop has independent data set reset and clock inputs and ‘‘Q’’ and ‘‘Q’’ outputs These devices can be used for shift register applications and by connecting ‘‘Q’’ output to the data input for counter and toggle applications The logic level present at the ‘‘D’’ input is transferred to the Q output during the positive-going transition of the clock pulse Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line respectively Features Y Y Y Wide supply voltage range High noise i
Published: |