Datasheet Details
| Part number | DS90CR286A |
|---|---|
| Manufacturer | Texas Instruments |
| File Size | 2.37 MB |
| Description | 3.3-V Rising Edge Data Strobe LVDS Receiver |
| Datasheet |
 DS90CR286A Datasheet
|
|
|
General Description
The DS90CR286A receiver converts the four LVDS data streams back into parallel 28 bits of LVCMOS data.
Also available is the DS90CR216A receiver that converts the three LVDS data streams back into parallel 21 bits of LVCMOS data.
The outputs of both receivers strobe on the rising edge.
Key Features
- 1 20 to 66 MHz Shift Clock Support.
- 50% Duty Cycle on Receiver Output Clock.
- Best.
- in.
- Class Set and Hold Times on Rx Outputs.
- Rx Power Consumption < 270 mW (Typ) at 66 MHz Worst Case.
- Rx Power-Down Mode < 200 μW (Max).
- ESD Rating > 7 kV (HBM), > 700 V (EIAJ).
- PLL Requires No External Components.
- Compatible with TIA/EIA-644 LVDS Standard.
- Low Profile 56-Pin or 48-Pin DGG (TSSOP) Package.
- Opera.