DS90CR481 Overview
The DS90CR481 transmitter converts 48 bits of CMOS/TTL data into eight LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a ninth LVDS link. Every cycle of the transmit clock 48 bits of input data are sampled and transmitted.
DS90CR481 Key Features
- 2 3.168 Gbits/sec Bandwidth with 66 MHz Clock
- 5.376 Gbits/sec Bandwidth with 112 MHz Clock
- 112 MHz Input Clock Support
- LVDS SER/DES Reduces Cable and Connector Size
- Pre-Emphasis Reduces Cable Loading Effects
- Optional DC Balance Encoding Reduces ISI Distortion
- Cable Deskew of +/-1 LVDS Data Bit Time (up to 80 MHz Clock Rate)
- 5V Tolerant TxIN and Control Input Pins
- Flow Through Pinout for Easy PCB Design
- +3.3V Supply Voltage