Datasheet4U Logo Datasheet4U.com

DS90CR481 - 48-Bit LVDS

Description

The DS90CR481 transmitter converts 48 bits of CMOS/TTL data into eight LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a ninth LVDS link.

Features

  • 1.
  • 2 3.168 Gbits/sec Bandwidth with 66 MHz Clock.
  • 5.376 Gbits/sec Bandwidth with 112 MHz Clock.
  • 65 - 112 MHz Input Clock Support.
  • LVDS SER/DES Reduces Cable and Connector Size.
  • Pre-Emphasis Reduces Cable Loading Effects.
  • Optional DC Balance Encoding Reduces ISI Distortion.
  • Cable Deskew of +/.
  • 1 LVDS Data Bit Time (up to 80 MHz Clock Rate).
  • 5V Tolerant TxIN and Control Input Pins.
  • Flow Through Pinout for Easy P.

📥 Download Datasheet

Datasheet preview – DS90CR481

Datasheet Details

Part number DS90CR481
Manufacturer Texas Instruments
File Size 1.64 MB
Description 48-Bit LVDS
Datasheet download datasheet DS90CR481 Datasheet
Additional preview pages of the DS90CR481 datasheet.

📁 Similar Datasheet

  • DS90CR483 - 48-Bit LVDS Channel Link Serializer/Deserializer (National Semiconductor)
  • DS90CR484 - 48-Bit LVDS Channel Link Serializer/Deserializer (National Semiconductor)
  • DS90CR485 - 133MHz 48-bit Channel Link Serializer (National Semiconductor)
  • DS90CR211 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR212 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR213 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR214 - 21-Bit Channel Link 66 MHz (National Semiconductor)
  • DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
  • DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
  • DS90CR217 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CR481, DS90CR482 www.ti.com SNLS137D – NOVEMBER 2000 – REVISED APRIL 2013 DS90CR481 / DS90CR482 48-Bit LVDS Channel Link SER/DES − 65 - 112 MHz Check for Samples: DS90CR481, DS90CR482 FEATURES 1 •2 3.168 Gbits/sec Bandwidth with 66 MHz Clock • 5.376 Gbits/sec Bandwidth with 112 MHz Clock • 65 - 112 MHz Input Clock Support • LVDS SER/DES Reduces Cable and Connector Size • Pre-Emphasis Reduces Cable Loading Effects • Optional DC Balance Encoding Reduces ISI Distortion • Cable Deskew of +/−1 LVDS Data Bit Time (up to 80 MHz Clock Rate) • 5V Tolerant TxIN and Control Input Pins • Flow Through Pinout for Easy PCB Design • +3.
Published: |