Datasheet4U Logo Datasheet4U.com

SN65LVDS822 - LVDS Receiver

Description

The SN65LVDS822 is an advanced FlatLink™ lowvoltage differential signal (LVDS) receiver designed on a modern CMOS process.

Features

  • 1 4:27 LVDS-to-CMOS Deserializer.
  • Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160 × 120 to 1024 × 600.
  • Special 2:27 Mode With 14x Sampling Allows Using Just Two Data Lanes.
  • Very Low EMI With 3-Way Selectable CMOS Slew Rate.
  • Supports Single 3.3-V Power Supply; VDDIO Allows 1.8 V to 3.3 V for Flexible Panel Support.
  • Clock Output is Rising or Falling Edge.
  • Bus-Swap Feature for Flexible PCB Layout.
  • Integrated Switch.

📥 Download Datasheet

Datasheet preview – SN65LVDS822

Datasheet Details

Part number SN65LVDS822
Manufacturer Texas Instruments
File Size 2.43 MB
Description LVDS Receiver
Datasheet download datasheet SN65LVDS822 Datasheet
Additional preview pages of the SN65LVDS822 datasheet.

📁 Similar Datasheet

  • SN65004 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65007 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65010 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65012 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65016 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65020 - One Channel Direct Drive Speech Controller (SONiX Technology Company)
  • SN65031 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65042 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65061 - Two Channels Direct Drive Speech Controller (SONiX Technology Company)
  • SN65176B - Multipoint RS-485/RS-422 Transceivers (UMW)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN65LVDS822 SLLSEE8B – SEPTEMBER 2013 – REVISED SEPTEMBER 2014 SN65LVDS822 Flatlink™ LVDS Receiver 1 Features •1 4:27 LVDS-to-CMOS Deserializer • Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160 × 120 to 1024 × 600 • Special 2:27 Mode With 14x Sampling Allows Using Just Two Data Lanes • Very Low EMI With 3-Way Selectable CMOS Slew Rate • Supports Single 3.3-V Power Supply; VDDIO Allows 1.8 V to 3.3 V for Flexible Panel Support • Clock Output is Rising or Falling Edge • Bus-Swap Feature for Flexible PCB Layout • Integrated Switchable Input Termination • All Input Pins are Failsafe; ±3 kV HBM ESD Protection • 7-mm x 7-mm 48-Pin VQFN With 0.
Published: |