Datasheet4U Logo Datasheet4U.com

SN74ALVCH16821 - 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP

Description

This 20-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop.

The 20 flip-flops are edge-triggered D-type flip-flops.

Features

  • Member of the Texas Instruments Widebus™ Family.
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).
  • 200-V Machine Model (A115-A).

📥 Download Datasheet

Datasheet preview – SN74ALVCH16821

Datasheet Details

Part number SN74ALVCH16821
Manufacturer Texas Instruments
File Size 1.08 MB
Description 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
Datasheet download datasheet SN74ALVCH16821 Datasheet
Additional preview pages of the SN74ALVCH16821 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Member of the Texas Instruments Widebus™ Family • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) DESCRIPTION/ORDERING INFORMATION This 20-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.
Published: |