Datasheet4U Logo Datasheet4U.com

74LVC16374A-Q100 - 16-bit edge-triggered D-type flip-flop

Description

The 74LVC16374A-Q100; 74LVCH16374A-Q100 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs.

The device can be used as two 8-bit flip-flops or one 16-bit flip-flop.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Overvoltage tolerant inputs to 5.5 V.
  • Wide supply voltage range from 1.2 V to 3.6 V.
  • CMOS low power dissipation.
  • Multibyte flow-through standard pinout architecture.
  • Low inductance multiple supply pins for minimum noise and ground bounce.
  • Direct interface with TTL levels.
  • All data inpu.

📥 Download Datasheet

Datasheet preview – 74LVC16374A-Q100

Datasheet Details

Part number 74LVC16374A-Q100
Manufacturer nexperia
File Size 237.86 KB
Description 16-bit edge-triggered D-type flip-flop
Datasheet download datasheet 74LVC16374A-Q100 Datasheet
Additional preview pages of the 74LVC16374A-Q100 datasheet.

📁 Similar Datasheet

  • 74LVC16374A - 16-bit edge triggered D-type flip-flop (Philips)
  • 74LVC163 - Presettable synchronous 4-bit binary counter (Philips)
  • 74LVC161 - Presettable synchronous 4-bit binary counter (Philips)
  • 74LVC161284 - 19-BIT BUS INTERFACE (Texas Instruments)
  • 74LVC161284 - LOW VOLTAGE HIGH SPEED IEEE1284 TRANSCEIVER (ST Microelectronics)
  • 74LVC162245A - 16-bit transceiver (Philips)
  • 74LVC162373A - 16-bit D-type transparent latch (Philips)
  • 74LVC162374A - 16-bit edge triggered D-type flip-flop (Philips)
  • 74LVC16240A - 16-bit buffer/line driver (Philips)
  • 74LVC16244A - 16-bit buffer/line driver (NXP Semiconductors)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC16374A-Q100; 74LVCH16374A-Q100 16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state Rev. 3 — 27 September 2021 Product data sheet 1. General description The 74LVC16374A-Q100; 74LVCH16374A-Q100 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bits. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the flip-flops . Inputs can be driven from either 3.
Published: |