CY7C132 Datasheet | Specifications & PDF Download

CY7C1329H 2-Mbit (64 K × 32) Pipelined Sync SRAM 2-Mbit (64 K × 32) Pipelined Sync SRAM Features ■ Registered inputs and outputs for pipelined operat

(7 views)

CY7C1325G 4-Mbit (256K × 18) Flow-Through Sync SRAM 4-Mbit (256K × 18) Flow-Through Sync SRAM Features ■ 256K × 18 common I/O ■ 3.3 V core power supp

(7 views)

CY7C1319KV18/CY7C1321KV18 18-Mbit DDR II SRAM Four-Word Burst Architecture 18-Mbit DDR II SRAM Four-Word Burst Architecture Features ■ 18-Mbit densit

(6 views)

CY7C1317BV18 CY7C1917BV18 CY7C1319BV18 CY7C1321BV18 18-Mbit DDR-II SRAM 4-Word Burst Architecture Features Functional Description • 18-Mbit densit

(6 views)

CY7C1316BV18 CY7C1916BV18 CY7C1318BV18 CY7C1320BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features • 18-Mbit density (2M x 8, 2M x 9, 1M x 18

(6 views)

CY7C1327G 4-Mbit (256K × 18) Pipelined Sync SRAM 4-Mbit (256K × 18) Pipelined Sync SRAM Features ■ Registered inputs and outputs for pipelined operat

(5 views)

CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY

(5 views)

CY7C1316AV18 CY7C1318AV18 CY7C1320AV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features • 18-Mb density (2M x 8, 1M x 18, 512K x 36) • 250-MHz

(5 views)

CY7C1325H 4-Mbit (256K × 18) Flow-Through Sync SRAM 4-Mbit (256K × 18) Flow-Through Sync SRAM Features ■ 256K × 18 common I/O ■ 3.3 V core power supp

(4 views)

www.DataSheet4U.com CY7C1325 256K x 18 Synchronous 3.3V Cache RAM Features • Supports 117-MHz microprocessor cache systems with zero wait states • 2

(4 views)

CY7C132, CY7C136 CY7C136A, CY7C142, CY7C146 2K x 8 Dual-Port Static RAM Features ■ True dual-ported memory cells that enable simultaneous reads of th

(3 views)

CY7C1323BV25 18-Mbit 4-Word Burst SRAM with DDR-I Architecture Features Functional Description • 18-Mbit Density (512 Kbit x 36) • 167-MHz Clock f

(3 views)

CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY

(3 views)

CY7C1329 64K x 32 Synchronous-Pipelined Cache RAM Features • Supports 133-MHz bus for Pentium® and PowerPC™ operations with zero wait states • Fully

(2 views)

 CY7C1316KV18, CY7C1916KV18 CY7C1318KV18, CY7C1320KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture 18-Mbit DDR II SRAM Two-Word Burst Architect

(2 views)