CY7C1321KV18 Datasheet - Cypress Semiconductor

CY7C1321KV18 18-Mbit DDR II SRAM Four-Word Burst Architecture

CY7C1319KV18 and CY7C1321KV18 are 1.8 V Synchronous Pipelined SRAMs equipped with DDR II architecture. The DDR II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) c.

CY7C1321KV18 Features

* 18-Mbit density (1M × 18, 512K × 36)

* 333-MHz clock for high bandwidth

* Four-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz

* Two input clocks (K and K) for precise DDR timing

* SRAM uses rising e

CY7C1321KV18 Datasheet (816.04 KB)

CY7C1321KV18 Datasheet Preview — Preview of CY7C1321KV18 PDF

Datasheet Details

Part number:

CY7C1321KV18

Manufacturer:

Cypress Semiconductor

File Size:

816.04 KB

Description:

18-mbit ddr ii sram four-word burst architecture.

📁 Related Datasheet

CY7C1321BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C132 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1320AV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1320BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1320CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1320JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1320KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1323BV25 18-Mbit 4-Word Burst SRAM (Cypress Semiconductor)

TAGS

CY7C1321KV18 18-Mbit DDR SRAM Four-Word Burst Architecture Cypress Semiconductor

CY7C1321KV18 Distributor