M15T2G16128A (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V)
JEDEC DDR3(L
Published:
|
22 views
M15T4G16256A-EFBG2S (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
22 views
M15T4G16256A-BDBG2S (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
20 views
M15T1G8128A (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
20 views
M15T1G1664A-BDBG2CS (ESMT)
DDR3 SDRAM
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0
Published:
|
19 views
M15T1G1664A-DEBG2C (ESMT)
DDR3 SDRAM
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0
Published:
|
19 views
M15T4G16256A-DEBG2S (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
18 views
M15T1G1664A (ESMT)
DDR3 SDRAM
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0
Published:
|
17 views
M15T1G1664A-DEBG2CS (ESMT)
DDR3 SDRAM
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0
Published:
|
17 views
M15T4G8512A (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
17 views
M15T4G16256A (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
15 views
M15T1G1664A-BDBG2C (ESMT)
DDR3 SDRAM
ESMT
M15T1G1664A (2C)
DDR3(L) SDRAM
Feature
Interface and Power Supply SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) SSTL_15: VDD/VDDQ = 1.5V(±0.0
Published:
|
14 views
M15F1G1664A (ESMT)
DDR3 SDRAM
ESMT
M15F1G1664A (2C)
DDR3 SDRAM
Feature
Interface and Power Supply SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3 Compliant 8n Prefetch Archi
Published:
|
10 views
M15T4G16256A-DEBG2S (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
10 views
M15F2G16128A-BDBIG2B (ESMT)
16M x 16 Bit x 8 Banks DDR3 SDRAM
ESMT
DDR3 SDRAM
Feature
z Interface and Power Supply SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
z JEDEC DDR3 Compliant 8n Prefetch Architecture Different
Published:
|
9 views
M15F2G16128A-BDBG2F (ESMT)
16M x 16 Bit x 8 Banks DDR III SDRAM
ESMT
DDR III SDRAM
Feature
z 1.5V ± 0.075V (JEDEC Standard Power Supply) z Programmable CAS Latency: 5, 6, 7, 8, 9, 10 and 11 z 8 Internal memory bank
Published:
|
9 views
M15T5121632A (ESMT)
4M x 16-Bit x 8 Banks DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
9 views
M15T4G16256A-BDBG2S (ESMT)
DDR3 SDRAM
ESMT
DDR3(L) SDRAM
Feature
Interface and Power Supply ˗ SSTL_135: VDD/VDDQ = 1.35V(-0.067V/+0.1V) ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3(L
Published:
|
8 views
M15F2G16128A-DEBG2L (ESMT)
DDR3 SDRAM
ESMT
DR3 SDRAM
Feature
Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti
Published:
|
7 views
M15F2G16128A-DEBG2LS (ESMT)
16M x 16 Bit x 8 Banks DDR3 SDRAM
ESMT
DR3 SDRAM
Feature
Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)
JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti
Published:
|
7 views