ispMACH 4000V/B/C/Z Family January 2004 TM Coolest Power C TM 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Data Sheet Feat

0 R XC9536XL High Performance CPLD DS058 (v1.9) April 3, 2007 00 Features • 5 ns pin-to-pin logic delays • System frequency up to 178 MHz • 36 macr

® XC7300 CMOS EPLD Family Product Description Features • High-performance Erasable Programmable Logic Devices (EPLDs) – 5 / 7.5 ns pin-to-pin speeds

GAL22V10LePAOaavpdact-kiliFaaorgbneelsee Specifications GAL22V10 High Performance E2CMOS PLD Generic Array Logic™ Features Functional Block Diagra

ispMACH 4000V/B/C/Z Family January 2004 TM Coolest Power C TM 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Data Sheet Feat

AG1280 - Low power and low cost CPLD Rev1.0 DATA SHEET Revision: 1.0 Release date: 10/10/2016 AG1280 Low power and low cost CPLD Page 1 of 14 186

– PRODUCT OBSOLETE / UNDER OBSOLESCENCE – 0 R XC9572 In-System Programmable CPLD DS065 (v5.0) May 17, 2013 05 Features • 7.5 ns pin-to-pin logic d

APPLICATION NOTE 0  XCR3128A: 128 Macrocell CPLD with Enhanced Clocking 0 14* DS035 (v1.2) August 10, 2000 Product Specification Features • • •

QL4016 QuickRAM Data Sheet • • • • • • 16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Per

APPLICATION NOTE 0  CoolRunner™ XPLA3 CPLD Advance Product Specification DS012 (v1.1) March 3, 2000 0 14* Features • • • • Fast Zero Power (FZP

0 R XCR3064XL 64 Macrocell CPLD 0 14 DS017 (v1.6) January 8, 2002 Product Specification Features • • • • • Lowest power 64 macrocell CPLD 6.0 ns

ispMACH 4000V/B/C/Z Family January 2004 TM Coolest Power C TM 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Data Sheet Feat

www.DataSheet4U.com DataSheet4U.com e DataShe DataSheet4U.com DataSheet 4 U .com www.DataSheet4U.com et4U.com DataSheet4U.com e DataShe DataS

May 1999, ver. 5 Features Classic ® EPLD Family Data Sheet s Complete device family with logic densities of 300 to 900 usable gates (see Table 1) s

Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features • In-System Reprogrammable™ (ISR™) CMOS CPLDs — JTAG interface for reconfigurab

Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features • In-System Reprogrammable™ (ISR™) CMOS CPLDs — JTAG interface for reconfigurab

USE ULTRA37000TM FOR ALL NEW DESIGNS CY7C346 128-Macrocell MAX® EPLD Features • 128 macrocells in eight logic array blocks (LABs) • 20 dedicated inp

0 R XC95288XL High Performance CPLD DS055 (v2.1 April 3, 2007 05 Features • 6 ns pin-to-pin logic delays • System frequency up to 208 MHz • 288 mac