Datasheet4U Logo Datasheet4U.com

A67L73361 - 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM

Datasheet Summary

Description

The AMIC Direct Bus Alternation™ (DBA™) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

Features

  • n Fast access time: 10/11/12 ns (100, 90, 83 MHz) n Direct Bus Alternation between READ and WRITE cycles allows 100% bus utilization n Signal +3.3V ± 5% power supply n Individual Byte Write control capability n Clock enable ( CEN ) pin to enable clock and suspend operations n Clock-controlled and registered address, data and control signals n Registered output for pipelined.

📥 Download Datasheet

Datasheet preview – A67L73361

Datasheet Details

Part number A67L73361
Manufacturer AMIC Technology
File Size 271.55 KB
Description 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM
Datasheet download datasheet A67L73361 Datasheet
Additional preview pages of the A67L73361 datasheet.

📁 Similar Datasheet

  • A67-1 - Cascadable Amplifier (MACOM)
  • A6700 - LOW DROPOUT VOLTAGE REGULATOR (AiT Semiconductor)
  • A671 - 2SA671 (Wing Shing Computer Components)
  • A6727 - Single-phase PWM controller (STMicroelectronics)
  • A6727B - Automotive single-phase PWM controller (STMicroelectronics)
  • A673 - 2SA673 (Hitachi Semiconductor)
  • A675 - PNP SILICON TRANSISTOR (NEC)
Other Datasheets by AMIC Technology
  • A67L7336 - 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
  • A67L7332 - 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
  • A67L73321 - 256K X 16/18/ 128K X 32/36 LVTTL/ Flow-through DBA SRAM
  • A67L0618 - Pipelined ZeBL SRAM
  • A67L06181 - Flow-through ZeBL SRAM
  • A67L0636 - 2M X 18- 1M X 36 LVTTL Pipelined ZeBL SRAM
  • A67L1618 - 2M X 18- 1M X 36 LVTTL Pipelined ZeBL SRAM
  • A67L8316 - 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM

Full PDF Text Transcription

Click to expand full text
A67L83161/A67L83181/ A67L73321/A67L73361 Series 256K X 16/18, 128K X 32/36 Preliminary Document Title 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBATM SRAM Revision History Rev. No. 0.0 0.1 LVTTL, Flow-through DBATM SRAM History Initial issue Change fast access time from 7.5/8.0/8.5/9.0 ns to 10/11/12 ns Change set-up time from 2.0/2.2/2.5 ns to 2.5 ns Fix pin assignment error for pin 14 and pin 16 Issue Date April 7, 1999 September 15, 1999 Remark Preliminary PRELIMINARY (September, 1999, Version 0.1) AMIC Technology, Inc.
Published: |