AS4C32M32MD2A-25BIN - 1G (64M x 16 and 32M x 32) Low Power DDR2 SDRAM

Alliance Semiconductor

Datasheet Details

Part number	AS4C32M32MD2A-25BIN
Manufacturer	Alliance Semiconductor
File Size	5.49 MB
Description	1G (64M x 16 and 32M x 32) Low Power DDR2 SDRAM
Datasheet	AS4C32M32MD2A-25BIN-AllianceSemiconductor.pdf

Functionality - VDD2 = 1.14.
1.30V - VDDCA/VDDQ = 1.14.
1.30V - VDD1 = 1.70.
1.95V - Interface : HSUL_12 - Data width : x16 / x32 - Clock frequency range : 400 MHz - Four-bit pre-fetch DDR architecture - Eight internal banks for concurrent operation - Multiplexed, double data rate, command/address inputs; commands entered on every CK edge - Bidirectional/differential data strobe per byte of data(DQS/DQS#). - DM masks write date at the both rising and fallin.

📁 AS4C32M32MD2A-25BIN Similar Datasheet

Other Datasheets by Alliance Semiconductor

Published: Mar 19, 2019 |