Datasheet4U Logo Datasheet4U.com

AS7C33128PFD36B - (AS7C33128PFD32B / AS7C33128PFD36B) 3.3V 128K X 32/36 pipeline burst synchronous SRAM

Download the AS7C33128PFD36B datasheet PDF (AS7C33128PFD32B included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for (as7c33128pfd32b / as7c33128pfd36b) 3.3v 128k x 32/36 pipeline burst synchronous sram.

Description

The AS7C33128PFD32B and AS7C33128PFD36B are high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.

Features

  • Organization: 131,072 words × 32 or 36 bits.
  • Fast clock speeds to 200 MHz.
  • Fast clock to data access: 3.0/3.5/4.0 ns.
  • Fast OE access time: 3.0/3.5/4.0 ns.
  • Fully synchronous register-to-register operation.
  • Double-cycle deselect.
  • Asynchronous output enable control.
  • Available in 100-pin TQFP package www. DataSheet4U. com.
  • Individual byte write and global write.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AS7C33128PFD32B_AllianceSemiconductorCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AS7C33128PFD36B
Manufacturer Alliance Semiconductor Corporation
File Size 598.32 KB
Description (AS7C33128PFD32B / AS7C33128PFD36B) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
Datasheet download datasheet AS7C33128PFD36B Datasheet
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
February 2005 ® AS7C33128PFD32B AS7C33128PFD36B 3.3V 128K X 32/36 pipeline burst synchronous SRAM Features • Organization: 131,072 words × 32 or 36 bits • Fast clock speeds to 200 MHz • Fast clock to data access: 3.0/3.5/4.0 ns • Fast OE access time: 3.0/3.5/4.0 ns • Fully synchronous register-to-register operation • Double-cycle deselect • Asynchronous output enable control • Available in 100-pin TQFP package www.DataSheet4U.com • • • • • • • Individual byte write and global write Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.
Published: |