Datasheet4U Logo Datasheet4U.com

AS7C33128PFD36A - (AS7C33128PFD32A / AS7C33128PFD36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM

This page provides the datasheet information for the AS7C33128PFD36A, a member of the AS7C33128PFD32A (AS7C33128PFD32A / AS7C33128PFD36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM family.

Description

The AS7C33128PFD32A and AS7C33128PFD36A are high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.

Features

  • Organization: 131,072 words × 32 or 36 bits.
  • Fast clock speeds to 166 MHz in LVTTL/LVCMOS.
  • Fast clock to data access: 3.5/3.8/4.0/5.0 ns.
  • Fast OE access time: 3.5/3.8/4.0/5.0 ns.
  • Fully synchronous register-to-register operation.
  • Single register “Flow-through” mode.
  • Dual-cycle deselect - Single-cycle deselect also available (AS7C33128PFS32A/ www. DataSheet4U. com AS7C33128PFS36A).
  • Pentium®.
  • compatible architecture and timi.

📥 Download Datasheet

Datasheet preview – AS7C33128PFD36A

Datasheet Details

Part number AS7C33128PFD36A
Manufacturer Alliance Semiconductor Corporation
File Size 261.10 KB
Description (AS7C33128PFD32A / AS7C33128PFD36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
Datasheet download datasheet AS7C33128PFD36A Datasheet
Additional preview pages of the AS7C33128PFD36A datasheet.

📁 Similar Datasheet

  • AS7C33128NTD32A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C33128NTD36A - 3.3V 128K X 32/36 SRAM (Alliance Semiconductor)
  • AS7C33256NTD16A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C33256NTD18A - 3.3V 256K X 16/18 SRAM (Alliance Semiconductor)
  • AS7C31024 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31024A - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025 - 5V/3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31025C - 3.3V 128K x 8 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026 - 5V/3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
  • AS7C31026B - 3.3V 64K x 16 CMOS SRAM (Alliance Semiconductor)
Other Datasheets by Alliance Semiconductor Corporation
  • AS7C33128PFD36B - (AS7C33128PFD32B / AS7C33128PFD36B) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
  • AS7C33128PFD32A - (AS7C33128PFD32A / AS7C33128PFD36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
  • AS7C33128PFD32B - (AS7C33128PFD32B / AS7C33128PFD36B) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
  • AS7C33128PFD18B - 3.3V 128K x 18 pipeline burst synchronous SRAM
  • AS7C33128PFS18B - 3.3V 128K x 18 pipeline burst synchronous SRAM
  • AS7C33128PFS32A - (AS7C33128PFS32A / AS7C33128PFS36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
  • AS7C33128PFS32B - (AS7C33128PFS32B / AS7C33128PFS36B) 3.3V 128K X 32/36 pipeline burst synchronous SRAM
  • AS7C33128PFS36A - (AS7C33128PFS32A / AS7C33128PFS36A) 3.3V 128K X 32/36 pipeline burst synchronous SRAM

Full PDF Text Transcription

Click to expand full text
March 2001 ® AS7C33128PFD32A AS7C33128PFD36A 3.3V 128K × 32/36 pipeline burst synchronous SRAM Features • Organization: 131,072 words × 32 or 36 bits • Fast clock speeds to 166 MHz in LVTTL/LVCMOS • Fast clock to data access: 3.5/3.8/4.0/5.0 ns • Fast OE access time: 3.5/3.8/4.0/5.0 ns • Fully synchronous register-to-register operation • Single register “Flow-through” mode • Dual-cycle deselect - Single-cycle deselect also available (AS7C33128PFS32A/ www.DataSheet4U.com AS7C33128PFS36A) • Pentium®* compatible architecture and timing • Asynchronous output enable control • Economical 100-pin TQFP package • Byte write enables • Multiple chip enables for easy expansion • 3.3 core power supply • 2.5V or 3.
Published: |