Datasheet4U Logo Datasheet4U.com

AS7C33512PFS36A - (AS7C33512PFS32A / AS7C33512PFS36A) 3.3V 512K x 32/36 pipelined burst synchronous SRAM

Download the AS7C33512PFS36A datasheet PDF (AS7C33512PFS32A included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for (as7c33512pfs32a / as7c33512pfs36a) 3.3v 512k x 32/36 pipelined burst synchronous sram.

Description

The AS7C33512PFS32A/36A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device organized as 524,288 words x 32/36.

It incorporates a two-stage register-register pipeline for highest frequency on any given technology.

Features

  • Organization: 524,288 words × 32 or 36 bits Fast clock speeds to 166 MHz Fast clock to data access: 3.4/3.8 ns Fast OE access time: 3.4/3.8 ns Fully synchronous register-to-register operation Single-cycle deselect Asynchronous output enable control Available in 100-pin TQFP package.
  • Individual byte write and global write Multiple chip enables for ea.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AS7C33512PFS32A_AllianceSemiconductorCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AS7C33512PFS36A
Manufacturer Alliance Semiconductor Corporation
File Size 587.20 KB
Description (AS7C33512PFS32A / AS7C33512PFS36A) 3.3V 512K x 32/36 pipelined burst synchronous SRAM
Datasheet download datasheet AS7C33512PFS36A Datasheet
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
December 2004 ® AS7C33512PFS32A AS7C33512PFS36A 3.3V 512K × 32/36 pipelined burst synchronous SRAM Features • • • • • • • • Organization: 524,288 words × 32 or 36 bits Fast clock speeds to 166 MHz Fast clock to data access: 3.4/3.8 ns Fast OE access time: 3.4/3.8 ns Fully synchronous register-to-register operation Single-cycle deselect Asynchronous output enable control Available in 100-pin TQFP package • • • • • • • Individual byte write and global write Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.3V I/O operation with separate VDDQ Linear or interleaved burst control Snooze mode for reduced power-standby Common data inputs and data outputs www.DataSheet4U.
Published: |