* 20 MIPS, 50 ns Maximum Instruction Rate Separate On-Chip Buses for Program and Data Memory Program Memory Stores Both Instructions and Data (Three-Bus Performance) Dual Data Address Generators with Modulo and Bit-Reverse Addressing Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycl
ADSP-2109 Datasheet (333.32 KB)
ADSP-2109
333.32 KB
Low cost dsp microcomputers.
a SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual D.
📁 Related Datasheet
ADSP-2100A DSP Microcomputers (Analog Devices)
ADSP-2101 DSP Microcomputers (Analog Devices)
ADSP-21020 32/40-Bit IEEE Floating-Point DSP Microprocessor (Analog Devices)
ADSP-2103 DSP Microcomputers (Analog Devices)
ADSP-2104 Low Cost DSP Microcomputers (Analog Devices)
ADSP-2105 DSP Microcomputers (Analog Devices)
ADSP-21060 SHARC Processor (ANALOG DEVICES)
ADSP-21060C SHARC Processor (ANALOG DEVICES)
ADSP-21060L SHARC Processor (ANALOG DEVICES)
ADSP-21060LC SHARC Processor (ANALOG DEVICES)
