Part number:
CY7C1292DV18
Manufacturer:
Cypress Semiconductor
File Size:
0.99 MB
Description:
(cy7c1292dv18 / cy7c1294dv18) sram 2-word burst architecture.
CY7C1292DV18 Datasheet (0.99 MB)
* Separate Independent Read and Write data ports
* Supports concurrent transactions
* 250-MHz clock for high bandwidth
* 2-Word Burst on all accesses
* Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 500 MHz) @ 250 MHz
CY7C1292DV18 Datasheet (0.99 MB)
CY7C1292DV18
Cypress Semiconductor
0.99 MB
(cy7c1292dv18 / cy7c1294dv18) sram 2-word burst architecture.
📁 Related Datasheet
CY7C1294DV18 (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1297F 1-Mbit (64K x 18) Flow-Through Sync SRAM (Cypress Semiconductor)
CY7C1298F 1-Mbit (64K x 18) Pipelined DCD Sync SRAM (Cypress Semiconductor)
CY7C1298H 1-Mbit (64K x 18) Pipelined DCD Sync SRAM (Cypress Semiconductor)
CY7C1212F 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1212H 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1214F 1-Mb (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)
CY7C1214H 1-Mbit (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)
CY7C1215F 1-Mb (32K x 32) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1215H 1-Mbit (32K x 32) Pipelined Sync SRAM (Cypress Semiconductor)
TAGS
Image Gallery
