CY7C1298H sram equivalent, 1-mbit (64k x 18) pipelined dcd sync sram.
* Registered inputs and outputs for pipelined operation
* Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state
* 64K × 18-bit .
Image gallery