* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture
*.

EDD5108AGTA-LI

EDD5108ABTA

EDD5108ADTA

EDD5108ADTA-E

EDD5108ADTA-LI

EDD5108AFTA

EDD5108AFTA-5

EDD5104ABTA

EDD5104ADTA

EDD5104ADTA-E

EDD5116ADTA

EDD5116ADTA-E

EDD5116ADTA-LI