Description
* JEDEC Standard VDD/VDDQ=1.8V ± 0.1V. * All inputs and outputs are compatible with SSTL_18 interface. * Fully differential clock inputs (CK,/CK.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download