* JEDEC Standard VDD/VDDQ = 1.35V(1.283-1.45V) * All inputs and outputs are compatible with SSTL_15 interface. * Fully differential clock inputs (CK, /CK) ope.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download