XRK39910 - 3.3V LOW SKEW PLL CLOCK DRIVER

Description

The XRK39910 is a high fanout phase locked-loop clock driver intended for high performance computing and data-communications applications.

It has eight zero delay LVTTL outputs.

When the OE pin is held low, all the outputs are synchronously enabled.

Features

Eight zero delay outputs 12mA balanced drive outputs Output frequency: 15MHz to 85MHz.

Exar Corporation

📥 Download Datasheet

Datasheet Details

Part number	XRK39910
Manufacturer	Exar Corporation
File Size	152.32 KB
Description	3.3V LOW SKEW PLL CLOCK DRIVER
Datasheet	XRK39910 Datasheet
Additional preview pages of the XRK39910 datasheet.

📁 Similar Datasheet

Other Datasheets by Exar Corporation

XRK39351 - 9-OUTPUT PLL CLOCK DRIVER
XRK39653 - 8-OUTPUT ZERO DELAY BUFFER
XRK32308 - 3.3V ZERO DELAY BUFFER
XRK32309 - LOW-COST 3.3V ZERO DELAY BUFFER
XRK32510 - 3.3V PHASE-LOCK LOOP CLOCK DRIVER
XRK4991 - SKEW CLOCK BUFFER
XRK49911 - SKEW CLOCK BUFFER
XRK4991A - SKEW CLOCK BUFFER

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com JULY 2006 XRK39910 3.3V LOW SKEW PLL CLOCK DRIVER REV. 1.0.0 FUNCTIONAL DESCRIPTION The XRK39910 is a high fanout phase locked-loop clock driver intended for high performance computing and data-communications applications. It has eight zero delay LVTTL outputs. When the OE pin is held low, all the outputs are synchronously enabled. However, if OE is held high, all the outputs except Q2 and Q3 are synchronously disabled. Furthermore, when the PE is held high, all the outputs are synchronized with the positive edge of the CLKIN. When PE is held low, all the outputs are synchronized with the negative edge of CLKIN. The FB_IN signal is compared with the input CLKIN signal at the phase detector in order to drive the VCO.

Published: Aug 22, 2007 |