74F10 Overview
This device contains three independent gates, each of which performs the logic NAND function. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol IEEE/IEC Connection Diagram Unit Loading/Fan Out U.L.
| Part number | 74F10 |
|---|---|
| Datasheet | 74F10_FairchildSemiconductor.pdf |
| File Size | 48.32 KB |
| Manufacturer | Fairchild (now onsemi) |
| Description | Triple 3-Input NAND Gate |
|
|
|
This device contains three independent gates, each of which performs the logic NAND function. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol IEEE/IEC Connection Diagram Unit Loading/Fan Out U.L.
| Brand Logo | Part Number | Description | Other Manufacturers |
|---|---|---|---|
![]() |
74F10 | Triple 3-input NAND gate | NXP |
| 74F10 | Triple 3-Input NAND Gate | National Semiconductor | |
![]() |
74F10 | TRIPLE 3-INPUT POSITIVE-NAND GATE | Texas Instruments |
| 74F109 | Dual JK Positive Edge-Triggered Flip-Flop | National Semiconductor | |
![]() |
74F109 | Positive J-K positive edge-triggered flip-flops | NXP |
See all Fairchild (now onsemi) datasheets
| Part Number | Description |
|---|---|
| 74F1056 | 8-Bit Schottky Barrier Diode Array |
| 74F1071 | 18-Bit Undershoot/Overshoot Clamp |
| 74F109 | Dual JK Positive Edge-Triggered Flip-Flop |
| 74F11 | Triple 3-Input AND Gate |
| 74F112 | Dual JK Negative Edge-Triggered Flip-Flop |
| 74F113 | Dual JK Negative Edge-Triggered Flip-Flop |
| 74F114 | Dual JK Negative Edge-Triggered Flip-Flop |
| 74F125 | Quad Buffer |
| 74F132 | Quad 2-Input NAND Schmitt Trigger |
| 74F138 | 1-of-8 Decoder/Demultiplexer |