Datasheet4U Logo Datasheet4U.com

DM7473 - Dual Master-Slave J-K Flip-Flop

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs.

The J and K data is processed by the flip-flops after a complete clock pulse.

While the clock is LOW the slave is isolated from the master.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM7470 AND Gated Positive Edge Triggered J-K Flip-Flop National Semiconductor
DM7474 Dual Positive-Edge-Triggered D Flip-Flops National Semiconductor
DM7475 Quad Latches National Semiconductor
DM7476 Dual Master-Slave J-K Flip-Flops National Semiconductor
DM7400 Quad 2-Input NAND Gates National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flop
DM7474M Dual Positive-Edge-Triggered D-Type Flip-Flop
DM7474N Dual Positive-Edge-Triggered D-Type Flip-Flop
DM7476 Dual Master-Slave J-K Flip-Flop
DM7400 Quad 2-Input NAND Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs September 1986 Revised February 2000 DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave.