DM74LS112A Datasheet - Fairchild Semiconductor

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

DM74LS112A General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the fall.

DM74LS112A Datasheet (52.01 KB)

DM74LS112A Datasheet Preview — Preview of DM74LS112A PDF

Datasheet Details

Part number:

DM74LS112A

Manufacturer:

Fairchild Semiconductor

File Size:

52.01 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flop.
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74.

📁 Related Datasheet

DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)

DM74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

DM74LS11 Triple 3-Input AND Gates (National Semiconductor)

DM74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

DM74LS10 Triple 3-Input NAND Gates (National Semiconductor)

DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)

DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)

DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)

DM74LS123 Dual Retriggerable One-Shot (Fairchild Semiconductor)

DM74LS125A Quad 3-STATE Buffer (Fairchild Semiconductor)

TAGS

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor

Image Gallery

DM74LS112A General Description

Datasheet Details

File Size:

Description:

DM74LS112A Distributor