Datasheet4U Logo Datasheet4U.com

ICS853S011BI - LVPECL/ECL Fanout Buffer

Description

The ICS853S011BI is a low skew, high performance ICS 1-to-2 Differential-to-2.5V/3.3V LVPECL/ECL Fanout HiPerClockS™ Buffer.

from either a 2.5V or a 3.3V power supply.

Features

  • Two differential 2.5V, 3.3V LVPECL/ECL outputs.
  • One differential PCLK, nPCLK input pair.
  • PCLK, nPCLK pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Maximum output frequency: >2.5GHz.
  • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input.
  • Output skew: 5ps (typical).
  • Part-to-part skew: 130ps (maximum).
  • Propagation delay: 355ps (maximum).
  • L.

📥 Download Datasheet

Datasheet Details

Part number ICS853S011BI
Manufacturer IDT
File Size 747.99 KB
Description LVPECL/ECL Fanout Buffer
Datasheet download datasheet ICS853S011BI Datasheet

📁 Similar Datasheet

  • ICS853S012I - LVPECL Clock/Data Multiplexer (Renesas)
  • ICS853S014I - 3.3V LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S310I - 3.3V LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S310I - 1-to-8 Differential-to- 3.3V LVPECL/ECL Fanout Buffer (Integrated Device Technology)
  • ICS853S54I - Differential-to-LVPECL/ECL Multiplexer (Renesas)
  • ICS8530 - LVPECL FANOUT BUFFER (ICST)
  • ICS8530-01 - LVPECL FANOUT BUFFER (ICST)
  • ICS8530-01 - Differential-to-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853001 - LVPECL/ECL BUFFER (ICST)
Other Datasheets by IDT

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-2, Differential-to-2.5V, 3.3V ICS853S011BI LVPECL/ECL Fanout Buffer DATA SHEET General Description The ICS853S011BI is a low skew, high performance ICS 1-to-2 Differential-to-2.5V/3.3V LVPECL/ECL Fanout HiPerClockS™ Buffer. The ICS853S011BI is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS853S011BI ideal for those clock distribution applications demanding well defined performance and repeatability. Features • Two differential 2.5V, 3.3V LVPECL/ECL outputs • One differential PCLK, nPCLK input pair • PCLK, nPCLK pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: >2.5GHz • Translates any single-ended input signal to 3.
Published: |