ICSSSTUAF32865A buffer equivalent, 25-bit configurable registered buffer.
* 28-bit 1:2 registered buffer with parity check functionality
* Supports SSTL_18 JEDEC specification on data inputs
*
*
*
and outputs Supports LVCMOS.
* DDR2 Memory Modules
* Provides complete DDR DIMM solution with
ICS98ULPA877A or IDTCSPUA877A
* Ideal for .
This 28-bit 1:2 registered buffer with parity is designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been o.
Image gallery
Download