Datasheet Details
| Part number | ICSSSTUAF32866C |
|---|---|
| Manufacturer | IDT |
| File Size | 669.33 KB |
| Description | 25-BIT CONFIGURABLE REGISTERED BUFFER |
| Datasheet |
 ICSSSTUAF32866C Datasheet
|
|
|
General Description
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18.
The control inputs are LVCMOS.
Key Features
- 25-bit 1:1 or 14-bit 1:2 registered buffer with parity check functionality.
- Supports SSTL_18 JEDEC specification on data inputs and outputs.
- Supports LVCMOS switching levels on C0, C1, and RESET inputs.
- Low voltage operation: VDD = 1.7V to 1.9V.
- Drop-in replacement for ICSSSTUA32864.
- Available in 96-ball BGA package.