Datasheet4U Logo Datasheet4U.com

ICSSSTUAF32868B Datasheet - IDT

28-BIT CONFIGURABLE REGISTERED BUFFER

ICSSSTUAF32868B Features

* 28-bit 1:2 registered buffer with parity check functionality

* Supports SSTL_18 JEDEC specification on data inputs and outputs Applications

* DDR2 Memory Modules

* Provides complete DDR DIMM solution with ICS98ULPA877A or IDTCSPUA877A

* Supports LVCMOS swi

ICSSSTUAF32868B General Description

This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlled circuits opti.

ICSSSTUAF32868B Datasheet (569.86 KB)

Preview of ICSSSTUAF32868B PDF

Datasheet Details

Part number:

ICSSSTUAF32868B

Manufacturer:

IDT

File Size:

569.86 KB

Description:

28-bit configurable registered buffer.
www.DataSheet4U.com DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 ICSSSTUAF32868B QERR pin (active low). The convention is even parity, .

📁 Related Datasheet

ICSSSTUAF32868A 28-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUAF32865A 25-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUAF32866B 25-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUAF32866C 25-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUAF32869A 14-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUA32S869B 14-Bit Configurable Registered Buffer (ICS)

ICSSSTUAH32865A 25-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTUAH32868A 28-BIT CONFIGURABLE REGISTERED BUFFER (IDT)

ICSSSTU32864 25-Bit Configurable Registered Buffer (ICS)

ICSSSTU32866 25-Bit Configurable Registered Buffer (Integrated Circuit System)

TAGS

ICSSSTUAF32868B 28-BIT CONFIGURABLE REGISTERED BUFFER IDT

Image Gallery

ICSSSTUAF32868B Datasheet Preview Page 2 ICSSSTUAF32868B Datasheet Preview Page 3

ICSSSTUAF32868B Distributor