Datasheet4U Logo Datasheet4U.com

IS66WVE2M16DBLL - 3.0V Core Async/Page PSRAM

Description

PSRAM products are high-speed, CMOS pseudo-static random access memory developed for low-power, portable applications.

The 32Mb DRAM core device is organized as 2 Meg x 16 bits.

Features

  • Asynchronous and page mode interface.
  • Dual voltage rails for optional performance.
  • VDD 2.7V~3.6V, VDDQ 2.7V~3.6V.
  • Page mode read access.
  • Interpage Read access : 70ns.
  • Intrapage Read access : 20ns.
  • Low Power Consumption.
  • Asynchronous Operation < 30 mA.
  • Intrapage Read < 18mA.
  • Standby < 150 uA (max. ).
  • Deep power-down (DPD) < 3uA (Typ).
  • Low Power Feature.
  • Temperature Controlled Refresh.
  • Partial Array Refresh.
  • Deep power-dow.

📥 Download Datasheet

Datasheet preview – IS66WVE2M16DBLL

📁 Similar Datasheet

  • IS66WV51216DALL - 8Mb LOW VOLTAGE ULTRA LOW POWER PSEUDO CMOS STATIC RAM (Integrated Silicon Solution)
  • IS66WV51216DBLL - 8Mb LOW VOLTAGE ULTRA LOW POWER PSEUDO CMOS STATIC RAM (Integrated Silicon Solution)
  • IS660 - HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR (ISOCOM)
  • IS661 - HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR (ISOCOM)
  • IS662 - HIGH VOLTAGE DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR (ISOCOM)
  • IS6003 - OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC (ETC)
  • IS6005 - OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC (ETC)
  • IS6010 - OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC (ETC)
  • IS6015 - OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC (ETC)
  • IS6030 - OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC (ETC)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS66WVE2M16DBLL 3.0V Core Async/Page PSRAM Overview The IS66WVE2M16DBLL is an integrated memory device containing 32Mbit Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 2M words by 16 bits. The device includes several power saving modes : Partial Array Refresh mode where data is retained in a portion of the array and Deep Power Down mode. Both these modes reduce standby current drain. The die has separate power rails, VDDQ and VSSQ for the I/O to be run from a separate power supply from the device core. Features  Asynchronous and page mode interface  Dual voltage rails for optional performance  VDD 2.7V~3.6V, VDDQ 2.7V~3.
Published: |