Datasheet4U Logo Datasheet4U.com

ICS8516 - 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION

Datasheet Summary

Description

The ICS8516 is a low skew, high performance 1-to-16 Differential-to-LVDS Clock Distribution HiPerClockS™ Chip and a member of the HiPerClock S ™ family of High Performance Clock Solutions from ICS.

Features

  • Sixteen differential LVDS outputs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • Maximum output frequency: 700MHz.
  • Translates any differential input signal (LVPECL, LVHSTL, SSTL, DCM) to LVDS levels without external bias networks.
  • Translates any single-ended input signal to LVDS with resistor bias on nCLK input.
  • Multiple output enable inputs for disabling unused outputs in reduced fanout.

📥 Download Datasheet

Datasheet preview – ICS8516

Datasheet Details

Part number ICS8516
Manufacturer Integrated Circuit Systems
File Size 204.09 KB
Description 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION
Datasheet download datasheet ICS8516 Datasheet
Additional preview pages of the ICS8516 datasheet.
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS8516 LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP FEATURES • Sixteen differential LVDS outputs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • Maximum output frequency: 700MHz • Translates any differential input signal (LVPECL, LVHSTL, SSTL, DCM) to LVDS levels without external bias networks • Translates any single-ended input signal to LVDS with resistor bias on nCLK input • Multiple output enable inputs for disabling unused outputs in reduced fanout applications • LVDS compatible • Output skew: 90ps (maximum) • Part-to-part skew: 500ps (maximum) • Propagation delay: 2.4ns (maximum) • Additive phase jitter, RMS: 148fs (typical) • 3.
Published: |