900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Integrated Circuit Systems

MK2049-03 Datasheet Preview

MK2049-03 Datasheet

Communications Clock PLLs

No Preview Available !

MK2049-02/03
Communications Clock PLLs
Description
The MK2049-02 and MK2049-03 are Phase-
Locked Loop (PLL) based clock synthesizers that
accept multiple input frequencies. With an 8 kHz
clock input as a reference, the MK2049-02/03
generate T1, E1, T3, E3, ISDN, xDSL, and other
communications frequencies. This allows for the
generation of clocks frequency-locked and phase-
locked to an 8 kHz backplane clock, simplifying
clock synchronization in communications systems.
The MK2049-02/03 can also accept a T1, E1, T3,
or E3 input clock and provide the same output for
loop timing. All outputs are frequency-locked
together and to the input.
These parts also have a jitter-attenuated buffer
capability. In this mode, the MK2049-02/03 are
ideal for filtering jitter from 27 MHz video clocks
or other clocks with high jitter.
ICS/MicroClock can customize these devices for
many other different frequencies. Contact your
ICS/MicroClock representative for more details.
Features
• Packaged in 20 pin SOIC
• Fixed input-output phase relationship on most
clock selections
• Meets the TR62411, ETS300 011, and GR-1244
specification for MTIE, Pull-in/Hold-in Range,
Phase Transients, and Jitter Generation for
Stratum 3, 4, and 4E
• Accept multiple inputs: 8 kHz backplane clock,
Loop Timing frequencies, or 10-28 MHz
• Lock to 8 kHz ±100 ppm (External mode)
• Buffer Mode allows jitter attenuation of
10–28 MHz input and x1/x0.5 or x2/x4 outputs
• Exact internal ratios enable zero ppm error
• Output clock rates include T1, E1, T3, E3, ISDN,
xDSL, and OC3 submultiples
• 5 V ±5% operation. Refer to MK2049-34 for 3.3 V
Block Diagram
VDD
4
GND
3
RESET
FS3:0 4
Clock
Input
Reference
Crystal X1
External/
Loop Timing
Mux
Crystal
Oscillator
PLL
Clock
Synthesis,
Control, and
Jitter
Attenuation
Circuitry
X2
CAP1
CAP2
Output
Buffer
Output
Buffer
Output
Buffer
CLK1
CLK2
CLK3
8 kHz
(External
Mode only)
MDS 2049-02/03 B
1
Revision 040601
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com




Integrated Circuit Systems

MK2049-03 Datasheet Preview

MK2049-03 Datasheet

Communications Clock PLLs

No Preview Available !

Pin Assignment
FS1
X2
X1
VDD
VDD
VDD
GND
CLK2
CLK1
CLK3
1
2
3
4
5
6
7
8
9
10
20 FS0
19 RESET
18 CAP2
17 GND
16 CAP1
15 VDD
14 GND
13 ICLK
12 FS3
11 FS2
20 pin (300 mil) SOIC
MK2049-02/03
Communications Clock PLLs
Pin Descriptions
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Name
FS1
X2
X1
VDD
VDD
VDD
GND
CLK2
CLK1
CLK3
FS2
FS3
ICLK
GND
VDD
CAP1
GND
CAP2
RESET
FS0
Type Description
I Frequency Select 1. Determines CLK input/outputs per tables on pages 4 & 5.
XO Crystal connection. Connect to a MHz crystal as shown in the tables on pages 4 & 5.
XI Crystal connection. Connect to a MHz crystal as shown in the tables on pages 4 & 5.
P Connect to +5V.
P Connect to +5V.
P Connect to +5V.
P Connect to ground.
O Clock 2 output determined by status of FS3:0 per tables on pages 4 & 5.
O Clock 1 output determined by status of FS3:0 per tables on pages 4 & 5. Always 1/2 of CLK2.
O Clock 3 as shown in tables on pages 4 &5; typically recovered 8 kHz clock output.
I Frequency Select 2. Determines CLK input/outputs per tables on pages 4 & 5.
I Frequency Select 3. Determines CLK input/outputs per tables on pages 4 & 5.
I Input clock connection. Connect to 8 kHz backplane or MHz clock.
P Connect to ground.
P Connect to +5V.
LF Connect the loop filter ceramic capacitors and resistor between this pin and CAP2.
P Connect to ground.
LF Connect the loop filter ceramic capacitors and resistor between this pin and CAP1.
I Reset pin. Resets internal PLL when low. Outputs will stop low. Internal pull-up resistor.
I Frequency Select 0. Determines CLK input/outputs per tables on pages 4 & 5.
Type: XI, XO = crystal connections, I = Input, O = output, P = power supply connection, LF = loop filter
connections
MDS 2049-02/03 B
2
Revision 040601
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com


Part Number MK2049-03
Description Communications Clock PLLs
Maker Integrated Circuit Systems
Total Page 12 Pages
PDF Download

MK2049-03 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 MK2049-01 Communications Clock PLL
Integrated Circuit Systems
2 MK2049-02 Communications Clock PLLs
Integrated Circuit Systems
3 MK2049-03 Communications Clock PLLs
Integrated Circuit Systems





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy