Datasheet4U Logo Datasheet4U.com

MK2049-02 Datasheet Communications Clock Plls

Manufacturer: Integrated Circuit Systems

Overview: MK2049-02/03 Communications Clock PLLs.

General Description

The MK2049-02 and MK2049-03 are PhaseLocked Loop (PLL) based clock synthesizers that accept multiple input frequencies.

With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies.

This allows for the generation of clocks frequency-locked and phaselocked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems.

Key Features

  • Packaged in 20 pin SOIC.
  • Fixed input-output phase relationship on most clock selections.
  • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E.
  • Accept multiple inputs: 8 kHz backplane clock, Loop Timing frequencies, or 10-28 MHz.
  • Lock to 8 kHz ±100 ppm (External mode).
  • Buffer Mode allows jitter attenuation of 10.
  • 28 MHz input and x1/x0.

MK2049-02 Distributor