Datasheet4U Logo Datasheet4U.com

ICS8543I - Differential-to-LVDS Fanout Buffer

Description

The ICS8543I is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer.

Utilizing Low Voltage Differential Signaling (LVDS) the ICS8543I provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100.

Features

  • Four differential LVDS output pairs.
  • Selectable differential CLK/nCLK or LVPECL clock inputs.
  • CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • PCLK/nPCLK pair can accept the following differential input levels: LVPECL, CML, SSTL.
  • Maximum output frequency: 650MHz.
  • Translates any single-ended input signals to LVDS levels with resistor bias on nCLK input.
  • Additive phase Jitter, RMS: 0.

📥 Download Datasheet

Datasheet preview – ICS8543I

Datasheet Details

Part number ICS8543I
Manufacturer Integrated Device Technology
File Size 209.47 KB
Description Differential-to-LVDS Fanout Buffer
Datasheet download datasheet ICS8543I Datasheet
Additional preview pages of the ICS8543I datasheet.

📁 Similar Datasheet

  • ICS8543I - Differential-to-LVDS Fanout Buffer (Renesas)
  • ICS8543 - Differential-to-LVDS Fanout Buffer (Renesas)
  • ICS8543 - 1-TO-4 LVDS FANOUT BUFFER (Integrated Circuit Systems)
  • ICS85401 - 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER (Integrated Circuit Systems)
  • ICS854054 - 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
  • ICS854057 - 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
  • ICS854058AG - DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER (Integrated Circuit Systems)
  • ICS85408 - TO-8 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP (Integrated Circuit Systems)
  • ICS854104 - Differential-to-LVDS Fanout Buffer (Renesas)
  • ICS85411 - 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER (Integrated Circuit Systems)
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-4, Differential-to-LVDS Fanout Buffer ICS8543I DATA SHEET General Description The ICS8543I is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage Differential Signaling (LVDS) the ICS8543I provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100. The ICS8543I has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.
Published: |