IS61DDB21M18A sram equivalent, 18mb ddr-ii (burst 2) cio synchronous sram.
* 512Kx36 and 1Mx18 configuration available.
* On-chip delay-locked loop (DLL) for wide data valid
window.
* Common I/O read and write ports.
* Synchronou.
where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.
The 18Mb IS61DDB251236A and IS61DDB21M18A are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations.
Image gallery
Download