Description
This low-skew, low-jitter device is capable of accepting a high-speed (e.g., 622MHz or higher) CML, LVPECL, LVDS or HSTL clock input signal and dividing down the frequency using a programmable divider to create a lower speed version of the input clock.
Features
- Integrated programmable clock divider and 1:2 fanout buffer.
- Guaranteed AC performance over temperature and voltage:.
- > 2.0GHz fMAX.
- < 200ps tr/tf.
- < 15ps within device skew.
- Low jitter design:.
- < 10psPP total jitter.
- < 1psRMS cycle-to-cycle jitter.
- Unique input termination and VT Pin for DC-coupled and AC-coupled Inputs; CML, PECL, LVDS and HSTL.
- LVDS compatible outputs.
- TTL/CMOS inputs for selec.