Datasheet4U Logo Datasheet4U.com

SY89872U - IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER

General Description

< 15ps within-device skew < 200ps rise/fall time This 2.5V low-skew, low-jitter, precision LVDS output clock Low jitter design divider accepts any high-speed differential clock input (AC < 1psRMS cycle-to-cycle jitter or DC-coupled) CML, LVPECL, HSTL or LVDS and d

Key Features

  • Guaranteed AC performance over temperature and Precision Edge® voltage:.
  • >2GHz fMAX.
  • < 750ps tPD (matched delay between banks).

📥 Download Datasheet

Datasheet Details

Part number SY89872U
Manufacturer Micrel Semiconductor
File Size 603.80 KB
Description IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER
Datasheet download datasheet SY89872U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY89874U Programmable Clock Divider/Fanout Buffer Microchip
SY89206V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89216V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89230U Clock Divider Micrel
SY89231U Clock Divider Micrel

Other Datasheets by Micrel Semiconductor

Part Number Description
SY89871U 2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer
SY89873L IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION
SY89874AU 2.5GHz Any-In to LVPECL Programmable Clock Divider/Fanout Buffer
SY89874U Programmable Clock Divider/Fanout Buffer
SY89875U IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER AND 1:2 FANOUT BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Micrel, Inc. Precision Edge 2.5V, 2GHz ANY DIFF. IN-TO-LVDS SY89872U ® PROGRAMMABLE CLOCK DIVIDER/FANOUT Precision Edge SY89872U BUFFER WITH INTERNAL TERMINATION ® FEATURES ■ Guaranteed AC performance over temperature and Precision Edge® voltage: • >2GHz fMAX • < 750ps tPD (matched delay between banks) DESCRIPTION • < 15ps within-device skew • < 200ps rise/fall time This 2.5V low-skew, low-jitter, precision LVDS output clock ■ Low jitter design divider accepts any high-speed differential clock input (AC • < 1psRMS cycle-to-cycle jitter or DC-coupled) CML, LVPECL, HSTL or LVDS and divides • < 10psPP total jitter down the frequency using a programmable divider ratio to create a frequency-locked, lower speed version of the input ■ Unique input termination and VT pin for DC-coupled clock.