MC88921DW feature equivalent, low skew cmos pll clock driver with power-down/ power-up feature.
CLOCK Max is with C1 = 0.1µF; tLOCK Min is with C1 = 0.01µF. 4. See Application Note 4 for the distribution in time of each output referenced to SYNC. 5. Refer to Applica.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 106.70KB)