Datasheet4U Logo Datasheet4U.com

DSP56F807 - 56F807 16-bit Hybrid Processor

Description

Two dedicated General Purpose Quad Timers totaling six pins: Timer C with two pins and Timer D with four pins CAN 2.0 B Module with 2-pin port for transmit and receive Two Serial Communication Interfaces each

Features

  • 1.1.1.
  • Digital Signal Processing Core Efficient 16-bit 56800 family hybrid controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Two 36-bit accumulators including extension bits 16-bit bidirectional barrel shifter Parallel instruction set with unique DSP addressing modes Hardware DO and REP loops Three internal ad.

📥 Download Datasheet

Datasheet preview – DSP56F807
Other Datasheets by Motorola Inc

Full PDF Text Transcription

Click to expand full text
Freescale Semiconductor, Inc. DSP56F807/D Rev. 12.0, 02/2004 56F807 Technical Data 56F807 16-bit Hybrid Processor • • • • Up to 40 MIPS at 80MHz core frequency DSP and MCU functionality in a unified, C-efficient architecture Hardware DO and REP loops MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes 60K × 16-bit words Program Flash 2K × 16-bit words Program RAM 8K × 16-bit words Data Flash 4K × 16-bit words Data RAM 2K × 16-bit words Boot Flash • • • • • • • • • • • Up to 64K × 16- bit words each of external Program and Data memory Two 6 channel PWM Modules Four 4 channel, 12-bit ADCs Two Quadrature Decoders CAN 2.
Published: |