Datasheet4U Logo Datasheet4U.com

74HCT4020-Q100 - 14-stage binary ripple counter

This page provides the datasheet information for the 74HCT4020-Q100, a member of the 74HC4020-Q100 14-stage binary ripple counter family.

Description

The 74HC4020-Q100; 74HCT4020-Q100 are 14-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13).

The counter advances on the HIGH-to-LOW transition of CP.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Input levels:.
  • For 74HC4020-Q100: CMOS level.
  • For 74HCT4020-Q100: TTL level.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 ).
  • Multiple package options 3.

📥 Download Datasheet

Datasheet preview – 74HCT4020-Q100

Datasheet Details

Part number 74HCT4020-Q100
Manufacturer NXP
File Size 149.32 KB
Description 14-stage binary ripple counter
Datasheet download datasheet 74HCT4020-Q100 Datasheet
Additional preview pages of the 74HCT4020-Q100 datasheet.

📁 Similar Datasheet

Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74HC4020-Q100; 74HCT4020-Q100 14-stage binary ripple counter Rev. 1 — 23 May 2013 Product data sheet 1. General description The 74HC4020-Q100; 74HCT4020-Q100 are 14-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop.. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Published: |